Delay problem: A 10 ns delay is connected to one input of a NAND gate, a 2.5 ns delay inverter is connected to the other. Input is high until 10 ns, then goes high again at 50 ns. What is the behavior of the output?
Yield Analyst Interview Questions
282 yield analyst interview questions shared by candidates
1.Typical Phone interview with 2 Managers who asked about DRAM, NAND basic understanding, did stress on behavioral questions and stressed upon 1 question regarding difficult customer and how will you react to such situation? 2. 2nd Phone interview was taken by Area manager with rapid fire question round with basic material science, which was quiet interesting and tests your basics. 3.Onsite interview consisted of different technical rounds: interestingly the interviewers showed different SEM images and asked to find the defect. 4.Few engineers asked about semiconductor process knowledge as well as CMOS, transistor knowledge.
CMOS Basics Operation and some MOSFET related.
What is your expected salary? I did NOT expect her asking me this question right at the beginning of my phone interview
How many times a day do the hour hand and minute hand of a clock overlap?
•Text in ALL CAPS or using excessively poor grammar
What bid/ask should I offer if a bond is at the risk of default?
Describe a time when you displayed leadership?
Describe a time that you didn't get along with or had a confrontation with a coworker
How do you respond when a task is impossible to handle?
Viewing 211 - 220 interview questions