Q1. FIFO depth, given read and write rates for a burst of x writes Q2. a=0; b=0; c=1; #1 a=c; #1 b =a; (Give waveforms) Q3. a<=0; b<=0; c<=1; #1 a<=c; #1 b< =a; (Give waveforms) Q4. a=0; b=0; c=1; a= #1 c; b=#1 a; (Give waveforms) Q5. a<=0; b<=0; c<=1; a<= #1 c; b<=#1 a; (Give waveforms) Q6. You have incoming bit stream. You can't store them. You get a new bit at every clock edge, find modulo 5 of the updated number everytime. Eg, if bitstream is 10111, you find modulo of 1, then 10, then 101 and so on..
Verification Engineer Interview Questions
3,721 verification engineer interview questions shared by candidates
Describes one of your projects
Write TB for one of the projects from past experience . Describe its features and implement DUT interface connections and build TB on whiteboard .
What is polymorphism explain with an example?
Pipelining, latency and throughput, Cache, types of cache, problem on set way associative cache, interrupts, Virtual memory, page fault, project.
Draw distributed memory system layout.
Implementing MIPS using pipelining
DV related, protocols, sv, uvm, axi,abp
Cache Coherency, UVM and TLM related, SV concepts, Past projects.
A function that calculates the number of bits turned on on a certain number
Viewing 3061 - 3070 interview questions