It was a quetion about pysical memroy.
Senior Design Verification Engineer Interview Questions
3,721 senior design verification engineer interview questions shared by candidates
system verilog constraints interview questions
build state machine for "CAFFE" case
Reverse a string and return it.
My projects which was relevant to job role
Asked me questions on Tessent tool
Basic SV/UVM questions
Mainly about FSM's and basics of programming languages, It is a plus if you understand the perspective of a HDL.
Implement Linked list - Verification components in a testbench - Modify classic 5 stage pipeline to accommodate SMT -
What is your strength and weeknesses
Viewing 3621 - 3630 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager