critical path, how to reduce metastability, adding digital logic for synchronous design, hold/setup violations, adc stable data with clk, spi fpga different clk freq and how to get stable data into fpga clk. basic filter questions, basic passive/active topologies, nyquist, adc, and a design/black-box exercise. One of the interviewers, after he felt he asked me enough technical questions, asked me how I got this interview - quite rude.
Basics of data types, data structure, computational thinking process, architecture of computer systems
They informed me that it was a mandatory 50hr work week and that they judged productivity on number of hours in the office.
Do you need H1B sponsorship?
Round 2: Bit manipulation; packet queuing and interrupt handling; overlapping line segments; mesh parsing and traversal.
Some algorithmic question on arrays, linkedlist and sets. System Design questions, FSM design questions.
1) How to manipulate struct for optimality. 2) There was a for loop which has wrong statements and they told me to explain where is the wrong statements. 3) RAM/ROM Difference 4) What is semaphore, where we use it ? 5) What ıs ISR ? What is ISR Table mean ?
what are the cons of having more pipelines.
Discussed Wireless architecture of wifi, access point switching, algorithms, software embedded programming questions.
What's the main reason for delays in a Successive Approximation ADC?
Viewing 6551 - 6560 interview questions