How would you test a component that splits the memory for 8 different data streams
Design Verification Interview Questions
3,721 design verification interview questions shared by candidates
To assemble mux 4x1 with mux 2x1
Verification plan of any given design, assertions, what is coverage?
- Switch 2 variable's content without temporary variable. - Create an array with all the numbers from 0 to Size - 1 in random order and without duplicates.
Draw out the circuit simple verilog code would synthesize to
Uvm phases and explain them
Tech Interview: Basic Questions like Lifo Fifo, Stack Queues, Logic Gates HR Interview: About myself, Job expectation, Other Interests
Question on Project, tool awareness, uvm methodology, driver code and testplan development.
How would you use a DMM (digital multimeter) to debug hardware?
tlm and its benefits. difference between blocking and nonblocking transactions
Viewing 3681 - 3690 interview questions