Draw a NAND using cmos gates
Design Verification Interview Questions
3,721 design verification interview questions shared by candidates
system verilog constraints interview questions
- about SV, FIFO design, arbiter design
Basics of sv, sva, verilog
It was a quetion about linked lists.
It was a quetion about pysical memroy.
ask the concept of virtual function, pure function in c++. Ask previous verification experience. An question about how to write a c program to judge whether a machine is big-endian or little-endian
questions about OVM process
Computer Architecture, Logic Puzzles, SystemVerilog, C, Algorithms,Assembly
Virtual functions, forks, verification basics, OOPs principle
Viewing 3621 - 3630 interview questions