Generate a clock divider using or gate
Design Verification Interview Questions
3,721 design verification interview questions shared by candidates
Technical questions: the same as LeetCode questions - Merge Sorted Array
Traversal of a binary tree to find given value
write a system verilog code to merge two sorted array and create a merged sorted array
Mainly riddles, about gates and other components
System Verilog and Formal Verification
Draw a FSM sequence detector
What is your greatest weakness?
Writing MIPS assembly code with hazards recursive function program
digital circuits and verilog , c language
Viewing 3531 - 3540 interview questions