Basic Questions on blocking/non-blocking assignments, STA, resets etc. Questions on system design, congestion solving problem.
Asic Engineer Interview Questions
1,319 asic engineer interview questions shared by candidates
Systemverilog and UVM questions
Based on the critical, find the max frequency of operation (based on the combi, flop delays, flop setup and clock skew).
Question on power optimization technique beyond what the tools have options, basically looking for some innovative way of power optimization.
Coding to parse a netlist
What challenging project you worked upon?
Current project architecture and role. SV and UVM related. SV constraint, coverage, assertions. UVM architecture and flow. Verification strategy related.
What is MOSFET, EDA etc.
ok. fifo..design n implementation.and other designing questions
What is a fpga and what is a lookup table?
Viewing 1001 - 1010 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer