Most of the questions about basic rc rl filters CMOS Verilog FSMs stuck at faults
Asic Design Engineer Interview Questions
1,319 asic design engineer interview questions shared by candidates
Most unexpected question is which part of your Ph.D work makes you proud the most.
Asked about clock domain crossing, asynchronous clocks, and difference between sequential and combinational logic.
Computer Architecture, Verilog
setup and hold time -implementing and gate using mux
setup time hold time, implement and gate using mux 2-1 and asynchronous fifo implementation and MIPS data path
What is your background?
verilog code for mux,FSM,encoder,clock generator
Mostly about verilog, Problem solving skills
Ask about all vlsi field and digital logic design
Viewing 711 - 720 interview questions