Excellent problem-solving, analytical, and communication skills. NXP CAEN is seeking a Senior DfT Engineer to contribute to the design and implementation of……
Excellent verbal and written communication skills. Present, explain, and discuss deep technical aspects of Tessent products with senior technical managers and……
Knowledge of various communication protocols (e.g., I2C, SPI, UART, PCIe, Ethernet) is highly desirable. Excellent communication and teamwork abilities.…
Good communication and collaboration skills. This position targets a junior engineer (0–3 years of experience). Optimize test time, cost, and quality.…
Minimum 5 years of experience in semiconductor test engineering, preferably with microcontrollers or mixed-signal ICs including analog and memory IPs.…
Participer aux plans de productivité en étant force de proposition dans l'automatisation des tâches. Définir ou co-définir la solution technique.…
Vous interviendrez à l’échelle système, sur des architectures de Network-on-Chip (NoC) hautement configurables. Support team members on technical challenges.…
Excellent written and verbal communication skills, with the ability to present complex technical material to engineers, architects, and executives.…
Le/la Responsable Groupe des Tests Industriels au sein de l’équipe centralisée est un(e) expert(e) technique chargé(e) de définir, développer et déployer des……
En tant que responsable T2I, vous aurez en charge le management de l'équipe en coordonnant les activités opérationnelles tout en développant les compétences de……
Use AI to find out how well the skills on your resume fit this job description.
NXP CAEN is seeking a Senior DfT Engineer to contribute to the design and implementation of Design-for-Test (DFT) solutions for complex System-on-Chip (SoC) products for Automotive Market, ensuring high test coverage and efficient manufacturing test flows.
Your Responsibilities:
Develop and implement DFT architectures and methodologies for digital and mixed-signal IPs and SoCs, including scan, JTAG, memory BIST, and logic BIST.
Perform DFT insertion and verification using industry-standard EDA tools.
Generate test patterns (e.g., ATPG, BIST patterns) and ensure their effectiveness in achieving target fault coverage.
Analyze test coverage reports and work with design teams to identify and resolve DFT-related design issues.
Collaborate with verification and test engineering teams to define and validate manufacturing test plans.
Debug silicon test failures and provide support for production ramp-up.
Contribute to the continuous improvement of DFT methodologies and flows.
Document DFT specifications, implementation details, and test plans.
Your Profile:
Master's degree in Electrical Engineering,
Proven experience (7+ years) in DFT design and verification for complex SoCs.
Strong understanding of various DFT techniques (Scan, JTAG, MBIST, LBIST, Boundary Scan).
Proficiency with industry-standard EDA tools for DFT insertion, ATPG, and fault simulation (e.g., Tessent, Synopsys DFT Compiler, Cadence Modus, Synopsys Z01X).
Solid understanding of digital design principles and ASIC/SoC design flow.
Experience with Security and Safety is a plus.
Experience with scripting languages (e.g., Tcl, Python, Perl) for automation.
Familiarity with semiconductor manufacturing test processes is a plus.
Excellent problem-solving, analytical, and communication skills.
Ability to work effectively in a collaborative team environment.